Abstract-Single event charge collection mechanisms in 90 nm triple-well NMOS devices are explained and compared with those of dual-well devices. The primary factors affecting the single event pulse width in triple-well NMOSFETs are the separation of deposited charge due to the n-well, potential rise in the p-well followed by the injection of electrons into the p-well by the source, and removal of holes by the p-well contact. Design parameters of p-wells, such as contact area, doping depth and placement, are varied to reduce single event pulse widths. Pulse width decreases as the area of the p-well contacts increases, the p-well contacts become deeper, and the p-well contacts are placed more frequently. Increasing the p-well-n-well junction depth also causes the full width half rail (FWHR) pulse width to decrease.
I. INTRODUCTION
A TRIPLE-WELL CMOS process comprises p-wells that are contained in buried n-wells in a p-substrate ( Fig. 1(a) ). The NMOS devices are built in these p-wells. Triple well technology electrically isolates the NMOSFETs from the PMOSFETs, and reduces substrate-noise coupling in analog RF and mixed signal circuits by isolating the p-well from the p-substrate. The additional junction capacitances in triple-well structures have been used to obtain lower drain-bulk series capacitance than dual-well structures in low noise amplifiers [1] .
There have been conflicting reports on the single event performance of triple-well devices. It was shown that the reverse-biased p-well-n-well junction is responsible for a 600 reduction in alpha-particle-induced soft error rate (SER) in 0.5-m BiCMOS technology [2] . Puchner et al. showed that using a triple well increases the FIT rate for alpha testing in a 0.15-m CMOS technology [3] . Triple wells brought about a 25% decrease in alpha-particle SER in SRAMs built in a 90-nm CMOS technology, and a 40% decrease for 130-nm CMOS technology [4] . Recent studies on 65-nm SRAMs have shown increased SER for alpha and neutron testing [5] . In this paper we describe the factors that affect the SER in triple-well CMOS and show that the single-event response depends strongly on factors including the particle characteristics, the contact size and placement, and the well depth.
The effects of using a triple-well structure on single-event performance are analyzed through simulation for devices built in a 90-nm CMOS technology. In Section II, single event transient pulses on dual-well and triple-well NMOSFET drains are compared for ion strikes with low and high LETs. In Section III, mechanisms are proposed for charge collection in triple-well devices and compared with charge-collection mechanisms in dualwell devices. In Section IV, design parameters for the wells are varied to demonstrate the effect on the duration of single-event voltage pulses.
II. COMPARISON OF SINGLE EVENT VOLTAGE PULSES IN DUAL-WELL AND TRIPLE-WELL NMOSFETS
Mixed-mode SPICE/3D TCAD simulations are carried out on a CMOS inverter to compare the duration of single-event voltage pulses in dual-well and triple-well technologies. The dual-well and triple-well setups have the same device and contact sizes. The NMOS device is simulated at the device level using Sentaurus SDevice [6] , for both the dual-well and triplewell structures. In both cases, the PMOSFET connected to the NMOSFET is simulated with a compact model. The simulation setup is shown in Fig. 1 . The results presented here are for strikes to the drain of the NMOS device. The upset voltage pulses are shown in Figs. 2(a) and (b) for ions of and 40 MeV-, respectively. The single event voltage pulse widths are significantly different at low and high LETs because of the difference in deposited charge density in the two cases. At low LETs, the carriers deposited by the ion strike are not able to neutralize the depletion charge at the drain-p-well junction completely. The single event voltage pulses show the classical double exponential shape. The dual-and triple-well voltage pulses are of approximately the same width. For a high-LET ion strike, the carrier density generated by the strike exceeds the background doping density and the depletion charges at the drain-p-well junction are neutralized. In this case, the single event voltage pulses are characterized by a "plateau" [7] . The triple-well voltage pulse is approximately three times wider than the dual-well pulse. The reasons behind these observations are explored in the following section.
III. MECHANISMS RESPONSIBLE FOR CHARGE COLLECTION IN TRIPLE-WELL NMOS DEVICES
The mechanisms that affect charge collection in triple-well structures are explained in this section. The presence of the 0018-9499/$25.00 © 2008 IEEE p-well-n-well junction has a significant effect on carrier confinement and collection, as illustrated in the simulation results below. An overview of the single event mechanisms involved in a strike to a triple-well is shown in Fig. 3 . The response is governed by the following factors: deposited carrier charge separation, potential de-biasing of the p-well characterized by a high potential difference between the p+ and p regions at the p-well contact, forward biasing of the NMOSFET's source and injection of electrons into the p-well, and removal of holes from the p-well by the contact.
A. Separation of Carriers
In a triple-well structure, the reverse bias across the n-well-pwell junction causes the electrons deposited in the p-well by the ion strike to drift into the n-well. Holes are left behind in the p-well. This differs from the dual-well case in which holes are dispersed throughout the p-substrate. Although the carriers in the p-well of a dual well diffuse, the separation of electrons and holes due to their differential mobility is limited by ambipolar processes. Thus, the number of holes in the p-well is approximately equal to the number of electrons in the p-well for a dual-well system. 
B. P-Well Potential De-Bias
The accumulation of holes in the inner p-well of a triple-well structure raises the potential of the p-well [8] - [10] . The effect of the rise of p-well potential on the p+ contact is explained in detail here by solving Poisson's equation along different paths in the p-well. Three cases are considered. First, a dual-well structure in equilibrium is analyzed. The situation is similar to a triple-well structure in equilibrium. Second, a dual-well structure is considered when struck with an ion having -. Finally, a triple-well structure struck with an ion of LET 40 -is considered. In each case, the change in the electrostatic potential due to the radiation-generated carriers is obtained by solving Poisson's equation.
For both the dual-well and triple-well structures at equilibrium, the free carrier concentration in the body of the p-well is equal to the dopant concentration. Along any undepleted horizontal plane in the p-well, the doping concentration is constant, keeping the electrostatic potential constant. Along a vertical plane (Fig. 4(a) ) in the well, there is a small potential difference caused by the Gaussian doping of the p-well. At the p+-p well contact, the holes diffuse from the p+ region and accumulate in the p region. There are uncompensated acceptors on the p+ side of the p+-p junction, while excess holes accumulate in the p region. The doping difference causes an equilibrium potential difference of approximately 0.18 V between the p+ and p regions in the case considered here. The charge concentrations and the electrostatic potential along a cutline through the p-well contact are plotted in Fig. 4(b) . When the drain of a dual-well NMOSFET is struck by an ion, the radiation-generated carriers diffuse throughout the p-well. The presence of the extra holes causes the p-well potential to rise. However, the p-well contact is pinned to 0 V by the external bias. There is a negligible potential difference laterally along the well. The rise in p-well potential causes a potential (1) where is the dielectric constant, and are the acceptor and donor concentrations, respectively, and and are the free electron and hole concentrations, respectively.
In the case of a triple well, the p-well accumulates more holes then electrons, since the holes are confined in the p-well while the electrons move to the n-well. This results in a relatively large rise of the p-well potential, manifesting itself as a greater potential difference across the high-low junction at the contact than that observed in the dual-well case. There is a large accumulation of holes in the p-region near the contact. This results in more depletion of the p+ region in the triple well than in the dual well. The net charge concentration is integrated twice to obtain the electrostatic potential of 1.2 V (Fig. 6 ). Thus, the p-well potential in a triple well rises more than that in a dual well because of the confinement of the holes. The effect of the p-well potential rise is an increase in potential difference between the p and p+ regions of the well contact, since the p-well contact is pinned to a fixed potential.
C. Electron Injection by Source
The significantly greater rise of the p-well potential in the triple well compared to the dual well leads to the next characteristic of triple-well charge collection, which is the forward-biasing of the source-p-well junction and injection of electrons into the p-well. The source of the NMOSFET is pinned to a fixed potential of 0 V. Just as the p-well potential rise causes an increased potential difference across the p+-p junction, it causes the potential barrier between the source and p-well to reduce. The reduction in source-p-well barrier is approximately equal to the increase in the potential difference between the p and p+ regions at the well contact, given that both the source and the p-well contact are pinned to the same potential, in this case 0 V. Hence, the source-p-well junction becomes forward-biased in the case of the triple well. Majority carriers from the source (electrons) are injected into the p-well. In the dual well, the source-p-well junction is not forward biased, the source and the p-well both being pinned to 0 V, and the p-well potential rises up only slightly due to the deposited carriers. Hence, electron injection into the p-well does not occur. Fig. 7 shows the source current components in a dual-well and a triple-well NMOSFET. In the case of the dual well, the electrons generated in the p-well drift into the source across the reverse-biased junction. The electron current flows into the source terminal, shown by the positive electron current in Fig. 7 . The source is heavily doped, causing negligible drift of holes from source to p-well. Thus, a negligible hole current is seen at the source. For the triple well, the electrons, which are majority carriers in the source, are injected into the p-well, and holes are injected into the source. This causes the electron current and the hole current to be in the same direction, out of the source terminal. Both these currents are negative in Fig. 7 .
D. Source-p-Well-Drain Current Path
Once the electrons are injected into the p-well, they need to be collected by an n-type region. The drain of the NMOS device is a possible region where the electrons can be collected. To investigate the possibilities, the energy bands along the path connecting the source to the drain through the p-well are shown in Fig. 8 . The quasi-Fermi levels give an indication of the carrier concentrations along the path. It is seen that there is negligible energy barrier between the drain and the substrate. Thus, there is negligible electric field that can help electrons (minority carriers in the p-well) drift into the drain. There can be diffusion, and the quasi-Fermi energy gradient gives an indication of the current that can flow from the p-well to the drain through diffusion. The total electron current, as a function of the gradient in quasi-Fermi level is given by (2) where is the electron mobility. Thus, given a finite quasiFermi level gradient along a distance , the electron current density depends on the electron density, which is high in the case considered here. However, since the drain-p-well junction is small in area, not all the electrons injected by the source and deposited by the strike can be collected by the drain.
E. Source-p-Well-n-Well Current Path
The other prospective path of electron flow is the source-pwell-n-well path. The n-well-p-well junction is reverse-biased before and after the strike. Except for the part of the junction where the depletion region is obliterated by the carriers deposited by the strike, the rest of the junction remains reverse biased. Fig. 9 shows the energy band diagram along the path connecting the source to the n-well contacts. The reverse-biased well junction helps the minority carrier in the p-well (electrons) drift into the n-well. Fig. 10 shows the electron currents at the source, drain and n-well terminals. There are two n-well contacts. The total n-well current is greater than the electron current from the source. This shows that most of the electrons are collected by the n-well. Also, the drain electron current is much less than the source current. 
F. Collection of Holes by p-Well Contact
The deposited holes that accumulate in the p-well, due to electron collection by the n-well, are removed by the p-well contact. The rate at which the holes are removed determines the duration of the single event pulse. As long as the holes remain accumulated in the p-well, the source-p-well junction remains forward-biased, causing more and more electrons to be injected into the p-well and collected by the drain. Thus, the key to faster recovery of the system lies in the faster removal of holes from the p-well. The rate of hole removal is governed by the "pile-up" of holes at the contact owing to limited contact area and the field developed by the concentration of holes at the contact, as shown in more detail in Section IV-B.
The mechanisms described above are applicable for high-LET ion strikes. In the case of ion strikes with a low LET, the charge deposited by the strike is not sufficiently high to alter the well potential much. The single event pulses are characterized by a double exponential due to the discharging and charging of the junction capacitances.
IV. EFFECT OF WELL DESIGN PARAMETER VARIATIONS ON SINGLE EVENT PULSE DURATION IN TRIPLE-WELL NMOSFETS
The rate of removal of holes from the p-well determines the single event pulse duration of a triple-well system. In this section, the p-well contact size, the p-well contact doping depth, the p-well contact placement and the p-well-n-well junction depth are altered and the effects of these design variations on the single event voltage pulse duration are explained. Ion strikes with LET of 40 -are used to illustrate the phenomena.
A. P-Well Contact Size
Single event voltage pulse durations decrease with increased area of the p-well contact [11] - [16] . Two cases are used to illustrate the effect: one with a contact area of 0.36 m and another with a contact area of 2.125 m . Fig. 11 shows a decrease in pulse duration with increasing contact area. The larger the p-well contact area, the easier it is for the holes to move out of the p-well through the contacts. The p-well potential remains lower for larger contacts than for smaller contacts. The collection of electrons at the drain of the triple-well NMOSFET decreases since fewer electrons are injected by the source into the p-well. Similar observations are made in [3] and [5] . It should be noted that the size of the p-well contact can not be increased indefinitely when this strategy is employed for reducing single event pulse width. The area penalty involved with increasing the contact size must be taken into account when considering the effectiveness of this as a mitigation technique.
B. P-Well Contact Doping Depth
For the 90-nm technology simulated in this paper, the p-well contact doping depth is taken as 60 nm, while the depth of the shallow trench isolation (STI) is 360 nm. The single event response is simulated while the p+ doping depth of the p-well contact is increased from 60 nm to 300 nm, keeping the peak doping the same in all cases. The doping profiles through the p-well contact are shown in Fig. 12 . While increasing the p-well contact doping depth does not involve any area penalty, it may require the incorporation of an additional step in the triple well CMOS fabrication process. Fig. 13 shows the single event voltage pulses for varying p-well contact doping depths for an ion strike of -. With increasing high-low junction depth, the voltage pulse width decreases. By increasing the high-low junction depth from 60 nm to 300 nm, the pulse width decreases to approximately half its initial value.
By deepening the p-well contact doping, two factors are altered. The length of the lightly doped region within the contact opening in the shallow trench isolation (STI) is reduced, and also the length of the heavily doped region in the contact opening is increased. This eases the movement of holes through the contact, increasing the rate of hole removal. Fig. 14 shows the carrier concentrations and the electrostatic potential across the p+-p junction when the high-low junction depth is 300 nm. When compared with Fig. 6 , it can be seen that there is lower hole accumulation in the p region in the case of a 300 nm deep contact. The potential of the p-well also remains lower for the deeper contact as compared to the 60 nm deep contact. Thus, the increased p-well contact high-low junction depth reduces the potential rise in the p-well by allowing faster removal of holes from the well.
C. P-Well Contact Placement
The closer the p-well contact is to the struck region, the faster the removal of holes from the p-well [11] . However, the holes spread rapidly throughout the well and the rate of hole buildup is limited by the rate at which they can be removed by the well contact, not by the rate at which they are transported laterally to the contact. As long as the p-well is shorter than the diffusion length of the holes, a significant difference in pulse widths for differing placement of well contacts is not observed, as shown in Fig. 15 . The p-well contact is placed 0.25 m from the source in one case and 1 m from the source in the other. No significant difference in drain voltage pulse width is seen for the two cases of contact placement. When the length of the p-well exceeds the diffusion length of the holes, the p-well contact placement plays a significant role in the rate of hole removal from the well. Increasing the number of contacts in a large p-well reduces the drain voltage pulse width.
D. P-Well-n-Well Junction Depth
As the p-well-n-well junction becomes deeper, i.e., the p-well is made deeper, the triple-well system behaves more like a dualwell system. The increased depth of the p-well reduces the rise in the p-well potential caused by the accumulation of holes. The column of charge above the p-well-n-well junction is less effectively separated by the junction when it is deeper. Thus, the p-well for a deeper well junction contains more electrons than a p-well which has a shallower junction. There is reduced electron injection by the source of the NMOSFET and this reduces the pulse duration. Fig. 16 shows how the drain voltage pulse width varies with increasing p-well-n-well junction depth. The well junction is 1 m deep in one case and 2 m deep in another. The FWHR pulse width decreases with increasing well junction depth. However, in substrates which consist of a p+ latchup implant, the well junction depth is limited by the depth of the p+ implant.
E. P-Well Bias
The p-well bias voltage in all the simulations described above is 0 V. Fig. 17 shows the drain voltage versus time for p-well bias voltages of 0 V and 1 V. The drain voltage pulse width becomes smaller as the p-well bias voltage is made negative. A voltage of 1 V on the p-well reverse biases the p-well-n-well junction. Due to a higher reverse bias across the well junction for 1 V as opposed to 0 V of p-well bias, a larger number of electrons drift into the n-well, leaving more holes to accumulate in the p-well. The p-well potential rises to a value slightly less than the potential at 0 V bias, as shown in Fig. 18(a) and (b) . Thus, the source-p-well junction gets forward biased and the source injects electrons into the p-well. The pulse width for 1 V is less than that for 0 V because of the difference in p-well potentials that causes lower injection of electrons into the p-well for a p-well bias voltage of 1 V. It should be noted that changing the p-well bias changes the threshold voltage of the NMOSFET built in the p-well accordingly.
V. CONCLUSIONS
Triple-well devices collect more charge during a single event strike compared to dual-well devices. Holes are accumulated in the p-well of the triple well and this causes the p-well potential to rise. The high p-well potential forward biases the source-p-well junction and causes the source to inject electrons into the p-well. Thus, the injection of electrons by the source is induced by the accumulation of holes in the p-well. The single event charge collection at the drain of the triple-well NMOSFET depends on the rate of removal of holes ac cumulated in the p-well.
Charge collection and voltage pulse width at the drain of the triple-well NMOSFET can be reduced by increasing the p-well contact area. Frequently placed and large well contacts can help reduce charge collection. Additionally, increasing the p-well-nwell junction depth reduces the pulse duration. An effective way of reduction of charge collection is obtained by deepening the p-well contact. A deeper p+ contact doping lowers the p-well potential during a single event ion strike, and reduces electron injection by the source, thus lowering the drain voltage pulse width.
